

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.*
IMEC65.1PCP1APPLICATION NO.
09/273,089INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

(USE SEVERAL SHEETS IF NECESSARY)

APPLICANT
Schaumont et al.FILING DATE
March 19, 1999GROUP
~~2125~~ 2128

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
RF	1	5,623,418	4/22/1997	Rosotker et al.	716	1	
RF	2	5,933,356	8/1999	Rostoker et al.	703	18	
RF	3	6,324,678	11/2001	Damgelo et al.	716	18	

MAR 05 2004
Technology Center 2100

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	4	0 445 942 A2	2/25/1991	EP	—	—		

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)		
RF	5	Altmeyer, et al. "Generating ECAD Framework Code from Abstract Models," Proc. of the 32nd ACM/IEEE Conf. on Design Automation, 1995, pp. 88-93.	
RF	6	Basu, et al. "DOORS: An Object-Oriented CAD System for High Level Synthesis," IEE Proceedings - Computers and Digital Techniques, 1997, Vol. 144, Issue 5, pp. 331-342.	
RF	7	Bill Lin. "System Design Tools for Broadband Telecom Network Applications" XP-002114729, 1996, pp. 23-26.	
RF	8	Bolsens, et al. "Hardware/Software Co-Design of Digital Telecommunications Systems," Proceedings of the IEEE, 1997, Vol. 85, Issue 3, pp. 391-418.	
RF	9	Bredenfeld et al. "Tool Integration and Construction using General Graph-based Design Representations," Proc. of the 32nd ACM/IEEE Conf. on Design Automation, 1995.	
RF	10	Burr, et.al. "OPERAS in a DSP CAD Environment," Proceedings of the European Design Automation Conference, 1994, pp. 130-135.	
RF	11	Chao, et al. "Efficient Retiming and Unfolding," IEEE Inter. Conf. on Acoustics, Speech and Signal Processing, 1993, Vol. 1, pp. 421-424.	
RF	12	De Micheli, et al. "The Olympus Synthesis System," IEEE Design & Test of Computers, 1990, Vol. 7, Issue 5, pp. 37-53.	
RF	13	Hylander and Meador. "Object Oriented VLSI Design Automation for Pulse Coded Neural Networks," 1994 IEEE International conference on Neural Networks, 1994, Vol. 3, pp. 1825-1829.	

EXAMINER

RUSSELL FRED

DATE CONSIDERED

5/9/04

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO. *
IMEC65.1PCP1APPLICATION NO.
09/273,089INFORMATION DISCLOSURE STATEMENT
BY APPLICANTAPPLICANT
Schaumont et al.FILING DATE
March 19, 1999GROUP
~~2123~~ 2128

USE SEVERAL SHEETS IF NECESSARY)

EXAMINER
INITIAL

OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

RF

14 Lanneer, et al. "An Object-Oriented Framework Supporting the full High-Level Synthesis Trajectory" Computer Hardware Description Languages and their Applications, XP-002114731, 1991, pp. 301-320.

RF

15 Lavenier and McConnell. "From Behavioral to RTL Models: An Approach," Proceedings of the Fifth International Workshop on Rapid System Prototyping, 1994, pp. 153-161.

RF

16 Moon, et al. "An Object-Oriented VHDL Design Environment," Proc. of the 27th ACM/IEEE Design Automation Conf., 1990, pp. 431-436.

RF

17 Nagasmy, et al. "Specification, Planning and Synthesis in a VHDL Design Environment," IEEE Design & Test of Computers, 1992, Vol. 9, Issue 2, pp. 58-68.

RF

18 Pangrle, et al. "An Integrated Multi-level Synthesis System," First International Workshop on Rapid System Prototyping, 1990, pp. 167-175.

RF

19 Sarkar, et al. "Synchronization of Communicating Modules and Processes in High Level Synthesis," Proceedings of the 8th International Conference on VLSI Design, 1995, pp. 87-92.

RF

20 Schaumont, et al. "Synthesis of Multi-rate and Variable Rate Circuits for High Speed Telecommunications Applications" XP-002114732, 1997, pp. 542-546.

RF

21 Stoel, et al. "VIOOL for Hardware/Software Codesign," Proc. 1995 Inter. Symp. on Sys. Eng. of Computer Bases Systems, 1995, pp. 333-340.

RF

22 Van Rompaey, et al. "CoWare - A Design Environment for Heterogeneous Hardware/Software Systems," Proc. EURO-DAC 1996, 1996, pp. 252-257.

RF

23 Vemuri, et al. "An Integrated Multicomponent Synthesis Environment for MCMs," Computer, 1993, Vol. 26, Issue 4, pp. 62-74.

RF

24 Verkest, et al. "CoWare - A Design Environment for Heterogeneous Hardware/Software Systems" Design Automation for Embedded Systems, XP-022114730, 1996, pp. 357-386.

RF

25 Woo, et al. "Codesign from Cospecification" Computing Practices, XP-002114728, 1994, pp. 42-47.

RF

26 Yang, et al. L.; Perkowski, M.A.; Smith, D.; "Object-Oriented Design of an Expandable Hardware Description Language Analyzer for a High Level Synthesis System," Proceedings of the Twenty-fifth Hawaii International Conference on System Sciences, 1992, Vol. 2. pp.

RF

27 York, et al. "An Integrated Environment for HDL Verification," Proceedings of the IEEE International Verilog HDL Conference, 1995, pp. 9-18.

RECEIVED

S:\DOCS\HZCHZC-4735.DOC
022304

MAR 05 2004

Technology Center 2100

EXAMINER

RUSSELL FREID

DATE CONSIDERED

5/3/04

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.